Research Atlas
Select a language
English (United States)
Deutsch (Deutschland)
Index
Log in via ORCiD
Search form
Menu
Home
People
Organizations
Research
Events
An architecture and an FPGA prototype of a reliable processor pipeline towards multiple soft- and timing errors
Conference Paper
Overview
Identity
View All
Overview
authors
Bouajila, Abdelmajid
publication date
April 1, 2011
has subject area
architecture
computer science
engineering
published in
Geographic Location
Identity
Digital Object Identifier (DOI)
https://doi.org/10.1109/ddecs.2011.5783084