An architecture and an FPGA prototype of a reliable processor pipeline towards multiple soft- and timing errors Conference Paper uri icon

publication date

  • April 1, 2011

published in

  •   Geographic Location