A Content Adapted FPGA Memory Architecture with Pattern Recognition Capability for L1 Track Triggering in the LHC Environment
Conference Paper
Overview
publication date
- May 1, 2016