An architecture to enable on-chip cosimulation of ip-models with the apples gate-level accelerator Academic Article