selected publications

• conference paper

  • VHDL to FPGA automatic IP-Core generation: a case study on Xilinx design flow.  . 219-219. 2006