selected publications

• conference paper

  • A new low power and area efficient semi-digital PLL architecture for low bandwidth applications 2011