An architecture and an FPGA prototype of a reliable processor pipeline towards multiple soft- and timing errors
Conference Paper
Overview
publication date
- April 1, 2011
has subject area
published in
- https://forschungsatlas.fid-bau.de/individual/ Geographic Location