An architecture and an FPGA prototype of a reliable processor pipeline towards multiple soft- and timing errors Conference Paper