selected publications academic article Dynamically reconfigurable dataflow architecture for high-performance digital signal processing. Journal of Systems Architecture. 56:561-576. 2010 conference paper Analysis of a Dynamically Reconfigurable Dataflow Architecture and its Scalable Parallel Extension for Multi-FPGA Platforms. . 2008