selected publications conference paper Instruction encoding synthesis for architecture exploration using hierarchical processor models. . 2003