selected publications

• conference paper

  • An Efficient Hardware Architecture for Packet Re-sequencing in Network Processors MPSoCs 2009