selected publications

• academic article

  • A PCIe DMA Architecture for Multi-Gigabyte Per Second Data Transmission.  IEEE Transactions on Nuclear Science.  62:972-976. 2015

• conference paper

  • A Content Adapted FPGA Memory Architecture with Pattern Recognition Capability for L1 Track Triggering in the LHC Environment.  . 2016