selected publications

• conference paper

  • A speed enhancing architecture for a floating point signal processor.  . 2003