selected publications

• chapter

  • Hardware Support for Efficient Resource Utilization in Manycore Processor Systems.  Springer eBooks. 57-87. 2010

• conference paper

  • An architecture and an FPGA prototype of a reliable processor pipeline towards multiple soft- and timing errors.  . 2011